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Abstract—Underlying physical mechanisms controlling the
noise properties of oscillators are studied. This treatment shows
the importance of inductance selection for oscillator noise op-
timization. A design strategy centered around an inductance
selection scheme is executed using a practical graphical optimiza-
tion method to optimize phase noise subject to design constraints
such as power dissipation, tank amplitude, tuning range, startup
condition, and diameters of spiral inductors. The optimization
technique is demonstrated through a design example, leading to a
2.4-GHz fully integrated, LC voltage-controlled oscillator (VCO)
implemented using 0.35- m MOS transistors. The measured
phase-noise values are 121, 117, and 115 dBc/Hz at 600-kHz
offset from 1.91, 2.03, and 2.60-GHz carriers, respectively. The
VCO dissipates 4 mA from a 2.5-V supply voltage. The inversion
mode MOSCAP tuning is used to achieve 26% of tuning range.
Two figures of merit for performance comparison of various
oscillators are introduced and used to compare this work to
previously reported results.
Index Terms—Analog integrated circuits, CMOS integrated cir-
cuits, oscillators, optimization, phase noise, radio frequency,
voltage-controlled oscillators.
I. INTRODUCTION
I NTEGRATED LC voltage-controlled oscillators (VCOs) arecommon functional blocks in modern radio frequency com-
munication systems and are used as local oscillators to up- and
downconvert signals. Due to the ever-increasing demand for
bandwidth, very stringent requirements are placed on the spec-
tral purity of local oscillators. Efforts to improve the phase-noise
performance of integrated LC VCOs have resulted in a large
number of realizations [1]–[23]. Despite these endeavors, de-
sign and optimization of integrated LC VCOs still pose many
challenges to circuit designers as simultaneous optimization of
multiple variables is required.
A computer-aided optimization technique using geometric
programming has been recently used to find the optimum de-
sign for certain LC oscillator topologies efficiently [24], [25].
Despite its efficiency, it provides limited physical insight into
choosing the optimum design, as it completely relies on the
computer to perform the optimization. Therefore, even in the
presence of such CAD tools, firm understanding of the under-
lying tradeoffs among the design parameters is essential to en-
hance circuit innovations and increase design productivity. This
is especially important when the number of design parameters
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Fig. 1. Steady-state parallel LC oscillator model.
is large, as any optimization tool unjustifiably exploits the limi-
tations of the models used.
To address this issue, we consider underlying physics of LC
oscillators in this paper, concluding that inductance selection
process plays a central role in oscillator noise optimization. An
investigation of phase-noise properties leads to a design strategy
based on an inductance selection scheme, providing a basis for a
detailed optimization methodology presented later in this work.
This optimization process entails an intuitive graphical method
to visualize the design constraints such as tank amplitude, fre-
quency tuning range, and startup condition, allowing minimiza-
tion of phase noise while satisfying all design constraints.
Section II studies LC oscillators from a physical standpoint,
providing essential insights into the noise characteristics of LC
oscillators. In Section III, a specific oscillator topology is chosen
as a design example and design constraints are imposed on the
oscillator. The inherent properties of phase noise lead to a design
strategy. Section IV explains the details of our graphical opti-
mization process. Elaborate simulation results of the optimized
VCO accurately predicting phase noise are shown in Section V.
Section VI presents the experimental results and compares the
performance of our VCO to that of other reported LC oscillators
to prove the adequacy of our design methodology.
II. UNDERLYING PHYSICS OF LC OSCILLATORS
In this section, we will perform a simplified analysis of oscil-
lator noise to obtain essential understanding of the basic trade-
offs in an LC oscillator using the noise-to-carrier ratio (NCR) as
a measure of oscillator performance. A more accurate approach
leading to a design strategy for phase-noise optimization will
be presented in Section III. Although the following argument is
limited to the oscillators with parallel LC tanks, a series tank can
be analyzed using a dual line of argument.
A. Oscillator Voltage Amplitude
Fig. 1 shows the model for a parallel LC oscillator in steady
state, where the conductance represents the tank loss and
is the effective negative conductance of the active de-
vices that compensates the losses in the tank.
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Fig. 2. E versusL curves obtained from (2) for two different tank energies
E > E . With an increasing inductance, the tank amplitude grows
along the solid parts of the curves until it reaches V (inductance-limited
regime). Once the tank amplitude reaches V , it stops growing with the
further increase of inductance (voltage-limited regime). The parts of curves with
broken lines are unrealizable.
Two modes of operation, named current- and voltage-limited
regimes, can be identified for a typical LC oscillator consid-
ering the bias current as the independent variable [18]. In the
current-limited regime, the tank amplitude linearly grows
with the bias current according to until the
oscillator enters the voltage-limited regime. In the voltage-lim-
ited regime, the amplitude is limited to , which is deter-
mined by the supply voltage and/or a change in the operation
mode of active devices (e.g., MOS transistors entering triode
region). Thus, can be expressed as
-limited)
-limited). (1)
These two modes of operation can be viewed from a different
perspective, by using the tank inductance as the independent
variable instead of . Noting that the tank energy is
defined as , can be expressed in terms
of , i.e.
(2)
where is the oscillation frequency. The tank
amplitude grows with for given and as indicated
by (2) and depicted in Fig. 2 for two different tank energies
. While being the same as the current-lim-
ited regime, we refer to this mode as inductance-limited regime
when is the independent variable. Therefore, any equation
valid in the current-limited regime must be valid in the induc-
tance-limited regime and vice versa. This alternative denomi-
nation will facilitate the understanding of various tradeoffs in
oscillator design throughout this work. Once the tank amplitude
reaches , it stops increasing with further increase of the in-
ductance and the oscillator will enter the voltage-limited regime
as before.
Note that many different inductors with the same inductance,
, can be made in any technology. For example, different
on-chip spiral inductors with the same can be designed
using different geometric parameters such as diameter, number
of turns, etc. [24]. However, only one of these designs will
offer the minimum loss, or the smallest equivalent parallel
conductance, . Unless otherwise specified, from this point
on, whenever we refer to an inductance , we assume that
this optimization is already performed [24] and hence
corresponds to the inductor with the minimum loss. Note that
the minimum loss is a function of .
The equivalence of the current- and inductance-limited
regimes can be used to combine (1) and (2) to determine the
relation between and in the inductance-limited
regime. Assuming that the losses due to the on-chip spiral
inductors are dominant in the integrated LC oscillators, (i.e.,
)
-limited) (3)
While (2) is valid in both inductance- and voltage-limited
regimes, it is easier to deal with a constant quantity in
the voltage-limited regime, and hence we can rewrite (2) as
-limited)
-limited) (4)
B. Oscillator Voltage Noise
The equipartition theorem of thermodynamics [26] states that
at absolute temperature , each independent degree of freedom
for a system in equilibrium has a mean energy of . For in-
stance, noting that in a parallel RC circuit, only one independent
initial condition can be defined for the capacitor, the equiparti-
tion theorem states that , which leads to the
well-known noise, i.e.
(5)
In the parallel LC oscillator of Fig. 1, the voltage noise in
the capacitor and the current noise in the inductor are gener-
ally correlated and do not represent two independent degrees of
freedom. However, we may still apply the equipartition theorem
to the oscillator as a first-order approximation to obtain
(6)
which shows the dependence of the mean squared voltage
noise across the parallel LC tank. In other words, for a given os-
cillation frequency, the mean squared voltage noise is propor-
tional to the inductance, which is valid in both inductance- and
voltage-limited regimes.
One important observation is that the oscillator has a similar
response to both the tank energy and the thermal energy
, as expected intuitively and indicated by (2)
and (6), respectively.
C. Noise-to-Carrier Ratio (NCR) and a Mechanical Analogy
Using (4) and (6), we can express the NCR of an LC oscillator
for a given oscillation frequency as
( -limited)
( -limited). (7)
Equation (7) shows that although increases with for a
given , as seen in Fig. 2, the NCR stays constant in the in-
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ductance-limited regime and does not depend on the value of the
inductor. However, once the oscillator enters the voltage-lim-
ited regime, the NCR increases with . Therefore, choosing an
inductance that places the oscillator in the voltage-limited
regime results in waste of inductance and will only increase
the NCR. An important observation is that for a given ,
a larger tank amplitude obtained by increasing the inductance
does not result in a better noise performance because the os-
cillator has a similar response to both the tank energy and the
thermal energy, as noted earlier. On the other hand, the NCR
can indeed be improved by increasing the tank energy, as can
be seen from (7), which will inevitably result in larger power
dissipation.
We can draw a mechanical analogy to the LC oscillator to
help us understand the dependence of the NCR on the value of
the inductor. Consider a mass-spring oscillator in which a mass
is fastened to one end of a spring with a spring constant ,
while the other end of the spring is kept stationary. The mass
is immersed in water and subject to random bombardment of
water molecules. The loss due to the water friction is compen-
sated by a hand which follows the oscillation of the mass and
continuously injects compensating energy into the system. The
hand is assumed to have undesirable yet inherent shaking.
The comparison between the differential equations for the ve-
locity of the mass and the voltage across the parallel LC tank re-
veals the analogy of the mass and the spring constant to the
capacitance and the inverse of the inductance , respec-
tively. The mass velocity corresponds to the voltage across the
parallel LC tank. The random bombardment of water molecules
and the hand shaking correspond to the tank noise and the ac-
tive device noise, respectively. The hand can only make limited
displacements and never allows the mass to exceed its range.
This introduces an upper bound for the maximum displacement
and hence the maximum velocity of the mass,1 resulting in a ve-
locity-limited regime as an analog to the voltage-limited regime.
As expected intuitively, the mass of the oscillator has a sim-
ilar response to the oscillation energy and the thermal energy.
Therefore, a smaller mass results in a larger maximum velocity,
a larger velocity noise, and hence a constant noise-to-signal ratio
for a given oscillation energy until the oscillation reaches the ve-
locity-limited regime. In the velocity-limited regime, a reduc-
tion in mass degrades the noise-to-signal ratio as the velocity
noise keeps increasing while the maximum velocity stays con-
stant.
D. Fundamental Relation between Loss and Noise
An oscillator can be viewed as an energy conversion engine as
shown in Fig. 3. In an oscillator, the active device acts as a means
to transfer energy from the dc power supply to the resonator and
convert it from dc to ac. As pointed out in the previous subsec-
tion, a larger results in a better NCR. Therefore, every ef-
fort should be made to maximize the energy transfer efficiency
of active devices (see Fig. 3), as it will directly increase the tank
energy of the resonator. The energy loss in the active device is
usually a strong function of its voltage and current waveforms
and the energy transfer efficiency can be improved by proper
1Noting that kx =2 = mv =2.
Fig. 3. LC oscillator as an energy conversion engine. The energy transfer
efficiency of the active device can be defined as (P   P )/P .
timing of the voltage and current as in certain oscillator topolo-
gies, such as Colpitts [27].
It has been shown that such efficient operation of active de-
vices is closely linked to the exploitation of cyclostationarity to
reduce noise contributions from active devices [27]. This oper-
ational perspective can be viewed from a fundamental angle. In
any physical system, loss components and noise have an inti-
mate connection, because any quantity representing dissipation
such as resistance is the macroscopic average of a large number
of microscopic fluctuating components. The fluctuation-dissi-
pation theorem of statistical physics states the proportionality
of noise and loss parameters and provides the associated pro-
portionality constant [26]. The reduced energy loss in the active
device by proper timing implies an enhanced screening of res-
onator from the loss components in the active devices, which
will directly reduce active device’s fractional noise contribu-
tion to the resonator according to the fluctuation-dissipation the-
orem. This explains the underlying physics for the active device
noise reduction due to cyclostationary effects [27].
E. Design Insights
Although (7) provides essential insights into the oscillator
noise as a function of , the bias current is a more
practical design parameter for electrical oscillators. To that end,
we convert (7) into
-limited)
-limited) (8)
by using (3).
Two important concepts of waste of inductance and waste of
power in the voltage-limited regime can be seen from (8). In-
creasing beyond the value that puts the oscillator at the edge of
the voltage-limited regime will degrade the NCR in proportion
to the excess inductance, and hence will result in waste of induc-
tance. Neglecting this distinction between the voltage- and in-
ductance-limited regimes can lead to noise optimization guide-
lines promoting maximization of [6]. Similarly, increasing the
bias current in excess of the value that places the oscillator at
the borderline of the two regimes will not improve the NCR and
therefore induces the more commonly appreciated concept of
waste of power.
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Fig. 4. Lg ; V , and NCR versus L for a given I . (a) Lg increasing
with an increasing inductance L. (b) Lg decreasing with an increasing
inductance L.
Based on (8), the optimum NCR for a given bias current is
obtained in the inductance-limited regime when assumes
its minimum value. The specific behavior of with the in-
ductance has a strong dependence on the particular implemen-
tation of the inductor. Now, we investigate two hypothetical, yet
illustrative, cases to show how the optimum inductance for the
optimum NCR can be obtained for a given .
Case 1) increasing with : First, we consider the case in
which increases with the inductance. As can be
seen from (8), a smaller inductance results in a better
NCR for a given bias current. However, the induc-
tance cannot be reduced indefinitely since in prac-
tice, we always have a minimum tank amplitude con-
straint and/or a startup condition.
The excessive reduction of inductance will even-
tually violate the minimum tank amplitude or the
startup constraint. Consequently, the optimum in-
ductance for the optimum NCR is determined when
the design lies at the verge of the tank amplitude
or startup constraint.2 Hypothetical curves for ,
, and NCR versus for a fixed bias current in
this case are shown in Fig. 4(a), where the minimum
tank amplitude constraint is the limiting mechanism
for this reduction.
2The startup constraint is normally imposed by specifying the minimum
small-signal loop gain between 2 and 3. Hence, the design at the verge of the
startup constraint still has a sufficient margin on the loop gain.
Fig. 5. VCO core schematic.
Case 2) decreasing with : Now we consider the case
where decreases with increasing inductance. In
this case, (8) shows that a larger inductance in the in-
ductance-limited regime results in a better NCR for
a given bias current. Hence, the optimum inductance
for the optimum NCR is the one that places the de-
sign at the edge of the inductance-limited regime, as
seen in hypothetical curves for , , and NCR
versus for a fixed bias current of Fig. 4(b).
F. Phase Noise Versus NCR
The NCR was used in this section to investigate the general
properties of oscillator noise. While being informative, the NCR
lacks specific information on the frequency dependence of noise
or its conversion mechanism. Unlike the NCR, phase noise bears
spectral information about the oscillator noise and thus assumes
a different mathematical expression from (8). Nevertheless, sim-
ilar central concepts, such as waste of power, waste of induc-
tance, power–noise tradeoff, and the importance of the induc-
tance selection will reappear in expressions for phase noise, as
will be seen later in Section III. Now, a more detailed design
strategy based upon specific noise properties of a practical LC
oscillator will be developed through a design example in the fol-
lowing section.
III. LC VCO TOPOLOGY, DESIGN CONSTRAINTS, AND DESIGN
STRATEGY
In this section, we demonstrate the design strategy through
the oscillator topology of Fig. 5. Design constraints are specified
and a design strategy specific to the circuit is devised for phase-
noise optimization.
A. Design Topology
The cross-coupled LC oscillator of Fig. 5 is selected as a ve-
hicle to demonstrate our optimization process. Full exploitation
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TABLE I
TWELVE INITIAL DESIGN VARIABLES
Fig. 6. Equivalent oscillator model.
of differential operation lowers undesirable common-mode ef-
fects such as extrinsic substrate and supply noise amplification
and upconversion. The oscillation amplitude of this structure is
approximately a factor of two larger than that of the nMOS-only
structure due to the pMOS pair [18], [28], [29]. The rise and
fall time symmetry is also incorporated to further reduce the
noise upconversion [27]. These properties result in a better
phase-noise performance for a given tail current.
There are twelve initial design variables associated with
this specific oscillator: MOS transistors dimensions ( ,
, , and ), geometric parameters of on-chip spiral
inductors (metal width , metal spacing , number of turns
, and diameter ), maximum and minimum values of the
varactors ( and ), load capacitance ( ) and
tail bias current in the oscillator core ( ). These design
variables are listed in Table I. Later, we will reduce the number
of independent design variables to six through proper design
considerations.
The equivalent circuit model of the oscillator is shown in
Fig. 6 [25], where the broken line in the middle represents either
the common mode or ground. The symmetric spiral inductor
Fig. 7. Symmetric spiral inductor model.
Fig. 8. LC tank and MOSCAP varactor.
model of Fig. 7 [30] with identical RC loading on both termi-
nals is used as a part of the tank model. Varactors for frequency
tuning are made out of the gate channel capacitor of standard
pMOS transistors in inversion mode. They are modeled with a
capacitor in series with a resistor as in Fig. 8, which is
used as a part of the tank model.
In Fig. 6, and are the total parasitic capac-
itances of the nMOS and pMOS transistors, respectively,3 and
and are small-signal transconductance and output con-
ductance of the transistors, respectively. Although the values of
and vary with the change of the operating points of tran-
sistors in the course of oscillation, we will use the values of
and when the voltage across the LC tank is zero. This ap-
proximation facilitates the analytical expression of design con-
straints. We will justify that the approximation does not mislead
the design shortly. All the electrical parameters in the equivalent
circuit model can be expressed in terms of design variables, by
utilizing existing formulae for transistor parameters and on-chip
resonator parameters [24], [25].
The frequently appearing parameters in our optimization
process are the tank loss , effective negative conductance
, tank inductance , and tank capacitance of
Fig. 1, given by
(9)
(10)
(11)
(12)
respectively, where and are the effective parallel conduc-
tance of the inductors and varactors, respectively.4 As and
assume certain range of values as the varactor capacitance
varies, their maximum and minimum values will be denoted by
subscripts and .
3C = C +C +4C ,C = C +C +4C .
4g = 1=R + R =(L!) and g = (C !)=Q .
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B. Design Constraints
Design constraints are imposed on power dissipation, tank
amplitude, frequency tuning range, startup condition, and diam-
eter of spiral inductors.
First, the maximum power constraint is imposed in the form
of the maximum bias current drawn from a given supply
voltage , i.e.
(13)
Second, the tank amplitude is required to be larger than a
certain value, , to provide a large enough voltage swing
for the next stage:
(14)
The subscript in signifies the worst-case sce-
nario. Since is the dominant term in (9), the approximation
for mentioned earlier does not lead to a significant error.
Third, the tuning range of the oscillation frequency is required
to be in excess of a certain minimum percentage of the center
frequency, , i.e.
(15)
(16)
where = (minimum fractional tuning range)
and .
Fourth, the startup condition with a small-signal loop gain of
at least can be expressed as
(17)
where the worst-case condition is imposed by . To
overcome the possible error that the approximation for men-
tioned previously might cause, we can select a conservative min-
imum small-signal loop gain (e.g., 3).
Finally, we specify a maximum diameter for the spiral in-
ductor as , i.e.
(18)
to limit the die area.
C. Phase Noise in the Cross-Coupled Topology
In the region, the phase noise is given by [27]
(19)
where is the offset frequency from the carrier and is
the total charge swing of the tank. The impulse sensitivity func-
tion (ISF), , represents the time-varying sensitivity of the os-
cillator’s phase to perturbations [27]. Each in (19) is the
root mean square (RMS) value of the ISF for each noise source
and is for an ideal sinusoidal waveform. It can be evalu-
ated more accurately from simulations, as shown in Section V.
The terms in the sum of (19) represent the equivalent
differential noise power spectral density due to drain current
noise, inductor noise, and varactor noise, and they are given by
[18], [31], [32]
(20)
(21)
(22)
where and for long- and short-channel tran-
sistors, respectively. is the channel conductance at zero
and is equal to for long-channel transistors, while it is given
by for short-channel transistors [32].5
in the varactor noise power spectral density is used for
the worst-case noise.
D. Dominance of Drain Current Noise
In this subsection, we demonstrate the dominance of drain
current noise for the design topology of Fig. 5, which will be
used to simplify (19).
According to (9), (21) and (22), the equivalent current noise
density due to the varactors and the inductors is less than
, i.e.
(23)
While for long-channel transistors,
for short-channel transistors by definition of the short-channel
regime, i.e.
(24)
Therefore, from (10) and (20), we obtain
(25)
where the equality and the inequality are valid for the long- and
short-channel transistors, respectively.
Now the ratio of the equivalent current noise density due to
the tank components to that of the drain current can be upper
bounded using (23) and (25), i.e.
(26)
where we used the startup condition (17) to obtain the last in-
equality. The inequality of (26) predicts that with
the drain current noise contributes more than 88% of the circuit
noise for short-channel transistors. This prediction agrees well
with the simulation result shown later.
Now by taking only the dominant drain current noise term
into account in (19), we can obtain an insightful approximation
5E is the electric field at which the carrier velocity reaches half its satura-
tion velocity.
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for phase noise. Using (19) and (20) while replacing with
, we obtain
(27)
where was used for
short-channel transistors6 and was used for
a pure sinusoidal waveform. Equation (27) can be easily
interpreted by noting that in
the inductance-limited regime and in
the voltage-limited regime, i.e.
( -limited)
( -limited). (28)
This equation will be used to define a convenient design strategy
in the following subsection.
E. Design Strategy
The properties of phase noise in (28) lead to a design strategy
for phase-noise optimization. For a given bias current, phase
noise in (28) increases with an increasing in the voltage-lim-
ited regime, which corresponds to waste of inductance. Equa-
tion (28) also indicates that for a given inductance , phase noise
increases with the bias current in the voltage-limited regime,
inducing waste of power. Note that (28) ignores the cyclosta-
tionary effects that can change the dependence of the phase
noise on the bias current in the voltage-limited regime. A more
rigorous treatment taking the cyclostationary noise into account
shows that phase noise reaches a plateau with an increase of the
bias current in the voltage-limited regime [18]. Even with this
consideration, the current that places the design in the voltage-
limited regime causes waste of power, as unnecessary power
dissipation occurs without a significant improvement in phase
noise.
For typical on-chip spiral inductors, the minimum effective
parallel conductance for a given inductance decreases with
an increasing inductance when the diameter of the inductor is
constrained as in (18) [24]. An example of such dependence is
shown in Fig. 9 where the optimization for the minimum for
a given constrained to (18) was performed using geometric
programming [24]. Using the data of Fig. 9, it can be seen that
the factor in (28) increases with an increasing inductance,
as shown in Fig. 10. Consequently, for a given , phase noise
increases with the inductance in the inductance-limited regime
and a smaller inductance results in a better phase noise.
However, the inductance cannot be indefinitely reduced,
since it will eventually violate the tank amplitude constraint (14)
or the startup constraint (17). This can be seen from the simu-
lated versus curve in Fig. 9: with a decreasing , rapidly
increases and (14) and (17) will be eventually violated. The op-
timum inductance is then the one that places the oscillator at the
verge of either the tank amplitude or the startup constraint.
Now we demonstrate the power-noise tradeoff in the design
of LC oscillators, assuming that the inductance reduction is lim-
ited by the tank amplitude constraint (14). One can obtain the
6I = 2I :
Fig. 9. Simulated maximum inductor quality factor Q and minimum
effective parallel conductance g versus the inductance L.
Fig. 10. L g versus the inductance L.
optimum inductance for a given by calculating the max-
imum allowable using .
This maximum allowable will correspond to the minimum
(and hence optimum) allowable in Fig. 9. The optimum
given in (28) is then plotted for different values
of in Fig. 11. As can be seen from Fig. 11, a larger bias
current results in a better optimum phase noise, concluding that
should always be set to its maximum value allowed by
(13). Hence, this design constraint is tight.
The design strategy for the oscillator in Fig. 5 can be sum-
marized in the following way: Find the minimum inductance
that satisfies both the tank amplitude and startup constraints for
the maximum bias current allowed by the design specifications.
This design strategy will be executed using a practical graphical
optimization method in the following section.
IV. LC VCO OPTIMIZATION VIA GRAPHICAL METHODS
As mentioned earlier, phase noise of the LC oscillator in Fig. 5
can be optimized by reducing the inductance as far as both
the tank amplitude and startup constraints allow. While it may
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Fig. 11. L g =I versus the bias current I .
appear trivial, performing such inductance reduction is chal-
lenging in practice, as the -reduction should be executed while
satisfying all the design constraints. This challenge can be over-
come by visualizing the design constraints graphically.
It is noteworthy that the following optimization will result in
a near-optimum design, as time-varying effects such as cyclo-
stationarity, are ignored and the ISF is assumed to have an RMS
value of . A final quick fine-tuning simulation has to be
performed to obtain the most accurate predictions, as shown in
the next section.
Now we demonstrate the optimization process, starting with
the reduction of the number of independent design variables
through appropriate design considerations, in the context of a
numerical example.
A. Independent Design Variables and Numerical Design
Constraints
In this subsection, we reduce the number of design variables
from the original twelve to six [33]. First, as shown in the pre-
vious section, the power consumption constraint (13) is tight and
is set to . Second, in the cross-coupled MOS transis-
tors, both channel length and are set to the minimum
allowed by the process technology to reduce parasitic capaci-
tance and achieve the highest transconductance. Also, a sym-
metric active circuit with 7 is used to improve
the corner of phase noise, which establishes a relation be-
tween and . Therefore, MOS transistors introduce only
one independent design variable, . Third, MOSCAP varac-
tors introduce only one design variable since in a typ-
ical varactor, the ratio is primarily determined
by underlying physics of the capacitor and remains constant for
a scalable layout. Fourth, the size of the output driver transis-
tors can be preselected so that they can drive a 50- load with a
specified output power with the worst-case minimum tank am-
plitude of . This results in a specific value for ,
excluding it from the set of design variables. Table II shows the
reduced set of independent design variables, together with their
abbreviated notation that will be used from now on.
7This is an approximate criterion. More accurate criteria for minimization of
1=f noise can be found in [29].
TABLE II
SIX INDEPENDENT DESIGN VARIABLES
TABLE III
EXAMPLE OF DESIGN CONSTRAINTS
Fig. 12. Design constraints for I = 4 mA.
To demonstrate a typical design problem, specific numerical
design constraints are imposed in accordance with Section III-B
as shown in Table III.
B. Identification of Feasible Design Regions
In this subsection, is fixed to show how feasible design
points in the cw plane can be identified. The numerical value
of the selected inductance in this subsection is 2.7 nH where the
inductor geometric parameters, , , , and , are chosen such
that becomes minimum for this value of .
The design constraints given by (14)–(17) are visualized in
Fig. 12 in the cw plane, where is in micrometers and is in
picofarads. The tank amplitude line is the loci of the cw points
resulting in a tank amplitude of V, using (14).
Points below this tank amplitude line correspond to larger
than 2 V. The broken line with one dash and three consecutive
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Fig. 13. Effect of changes in the minimum small-signal loop gain.
dots represents the regime-divider line, below which the oscil-
lation occurs in the voltage-limited regime with the tank ampli-
tude of V. The and lines are
obtained from (15) and (16), respectively. A tuning range of at
least 15% with a center frequency of 2.4 GHz is achieved if a
design point lies below the line and above the line. The
startup line is obtained from (17). The small-signal loop gain
is over on the right-hand side of the startup line to
guarantee startup. The shaded region in Fig. 12 satisfies all the
constraints in (14) to (17) and therefore represent a set of fea-
sible design points.
Further intuition can be obtained from this graphical repre-
sentation. For instance, the effect of the startup condition on the
size of the region of plausible design can be seen in Fig. 13. It
shows the effect of the loop-gain constraint, where increasing
the minimum small-signal loop gain shrinks the region of
feasibility. Intuitively, a higher small-signal loop gain requires
larger transistor dimensions, and therefore the resultant increase
in the parasitic capacitances makes it more difficult to obtain the
desired tuning range.
The dominance of drain current noise lowers the dependence
of phase noise on transistor width and the maximum ca-
pacitance of varactors . Therefore, the phase-noise difference
across the feasible design area in the cw plane is expected be
small. For example, in Fig. 12, phase-noise difference between
points and is no more than 0.5 dB where the phase noise
was calculated from (19). This fact is well reflected in phase-
noise approximation (28), which suggests a strong dependence
of phase noise on the choice of inductor rather than and .
C. Inductance Selection
We now execute the design strategy obtained in Section III,
exploiting the graphical representation of the design constraints.
As increases with a decreasing as shown in Fig. 9,
the -reduction will translate the tank amplitude line downward
and the startup line to the right, shrinking the feasible design
area in the cw plane. For in excess of a certain critical value,
either the minimum tank amplitude constraint or the startup con-
straint will be violated, as can be seen from (9), (14) and (17).
The inductance corresponding to this critical is the optimum
inductance . Tuning range constraints are of no concern
for the -reduction process as decreasing increases the ca-
pacitance budget, relaxing the tuning-range constraints. With
, there exists only a single feasible design point in
the cw plane, which lies on either the tank amplitude line or the
startup line.
Different scenarios can be envisioned depending on the
order the constraints are encountered with the reduction of ,
as shown in Fig. 14. If the tank amplitude limit is reached first,
the single feasible design point lies on the tank amplitude line
at , as shown in Fig. 14(a). This unique design point
in the cw plane represents the optimum and .
On the other hand, when the startup constraint becomes ac-
tive first, the region of feasibility will shrink to a single point
located on the startup line, as shown in Fig. 14(b) and (c).
Two different cases can be identified here. If point lies in
the inductance-limited regime (between the tank amplitude and
regime-divider lines) as shown in Fig. 14(b), point will corre-
spond to the optimum design and no further action is necessary.
However, if resides in the voltage-limited regime (below the
regime-divider line), as depicted in Fig. 14(c), the design suf-
fers from waste of power. In this case, the bias current should
be reduced to make the regime-divider line translate downward
and pass through point .8
D. Summary of the Optimization Process
The design optimization process can be summarized as fol-
lows. Set the bias current to , and pick an initial guess for
the inductance value. Find the inductor with this inductance that
minimizes . This can be done using the method proposed in
[24] or using simulation tools such as ASITIC [34]. Plot the de-
sign constraints in the cw plane using the selected inductor. If
there are more than one feasible design points in the cw plane,
decrease the inductance and repeat until the feasible design area
shrinks to a single point, as in Fig. 14. The single design point
in the cw plane represents the optimum and and the corre-
sponding inductor with is the optimum inductor. If the
single design point lies in the voltage-limited regime, the bias
current should be reduced from until the regime-divider
line passes through the single feasible design point to avoid
waste of power.
E. Robust Design
The graphical visualization of design constraints can help us
cope with possible process variations, leading to a robust de-
sign. In the presence of process variations, the constraint lines
turn into bands as shown hypothetically in Fig. 15. The broken
and solid lines represent design constraints in the slow and fast
process corner, respectively. The robust design points are se-
lected inside the inner triangle, sides of which consist of broken
lines. The shaded area in the figure represents unreliable design
in the presence of process variations. Accordingly, the optimiza-
8The startup and tuning range lines show little dependence on the bias current.
It is obvious that the tuning range is not affected by the bias current. The startup
constraint is almost independent of the bias current as the transconductance of
short-channel transistors shows little dependence on the bias current.
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Fig. 14. Design constraints with L = L . (a) L-reduction limited by the tank amplitude constraint. (b) L-reduction limited by the startup constraint without
waste of power. (c) L-reduction limited by the startup constraint with waste of power.
Fig. 15. Process variations and resultant constraint change.
tion process should instead be modified to turn the region of re-
liable design to a single point.
V. SIMULATION
Validity of the approximations made in the previous sections
can be verified using simulations. In this section, an accurate
phase-noise simulation is performed [33] on the VCO designed
using our optimization process. The more accurate non-sym-
metric equivalent circuit for spiral inductors used in simulations
is depicted in Fig. 16. This non-symmetric model was developed
using ASITIC to address the physical asymmetry of the spiral
structure [34].
Fig. 16. Non-symmetric spiral inductor model.
Phase-noise simulation is performed at a center frequency of
2.22 GHz with a tail current of 4 mA. The impulse sensitivity
functions (ISFs) of various noise sources are obtained by per-
forming the charge injection simulation [27] and are depicted in
Fig. 17 for the pMOS, nMOS, and tail transistors. The cyclo-
stationary effect of the drain current noise due to the periodic
operating point change can be taken into account by the noise
modulating function (NMF), which is proportional to [27].
The simulated NMF for pMOS and nMOS transistors is shown
in Fig. 18. The effective ISF, which is the product of the orig-
inal ISF and the NMF for the drain current noise, is depicted in
Fig. 19.
The total simulated phase noise is 120 dBc/Hz at 600-kHz
offset from a 2.22-GHz carrier. The circuit noise contributions
from each noise source are shown in Table IV. Note that most
of the circuit noise is contributed by the drain current noise of
the cross-coupled transistors, as demonstrated earlier. The ap-
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Fig. 17. Impulse sensitivity function (ISF).
Fig. 18. Noise modulating function (NMF).
proximate equation (28) predicts a phase noise of 121 dBc/Hz
at 600-kHz offset. This is only 1 dB different from the simula-
tion results, confirming the validity of the assumption leading
to (28). The noise reduction factors are 0.18 and 0.25 for
nMOS and pMOS transistors, respectively [27].
VI. EXPERIMENTAL RESULTS
Table V summarizes performance of the VCO, which was im-
plemented in a three-metal 0.35- m BiCMOS technology, only
using MOS transistors. Fig. 20 shows the VCO chip photograph.
A tuning range of 26% is achieved, as shown in Fig. 21. Phase
noise is measured using an HP8563 spectrum analyzer with
phase-noise measurement utility. The measured phase noise at
2.2 GHz is about 3 dB higher than the simulated phase noise.
Fig. 19. Effective ISF.
TABLE IV
SIMULATED RESULT OF NOISE CONTRIBUTIONS FROM EACH NOISE SOURCE
TABLE V
VCO PERFORMANCE SUMMARY
This 3-dB difference can be attributed to the uncertain channel
noise factor, , degradation of tank amplitude caused by the par-
asitic resistors in metal layers, and high sensitivity of the oscil-
lation frequency to extrinsic supply and control line noise due
to the high VCO gain at this frequency.
To measure the phase noise more accurately, we increased
the control voltage up to 3.5 V, which further reduced the oscil-
lation frequency to 1.91 GHz where the VCO gain is very low.
Fig. 22 shows a plot of phase noise versus offset frequency from
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Fig. 20. Chip photograph.
Fig. 21. Frequency tuning.
Fig. 22. Measured phase noise versus f at 1.91 GHz.
the 1.91-GHz carrier. The phase-noise measurement at 600-kHz
offset from the 1.91-GHz carrier yields 121 dBc/Hz.
Fig. 23. PFN for various oscillators.
Fig. 24. PFTN for various oscillators.
To compare the performance of our oscillator to recently re-
ported results [1]–[23], we define two figures of merit. First,
power-frequency-normalized (PFN) figure of merit
(29)
was devised, noting that phase noise of an oscillator measured
at an offset from a carrier at is proportional to and
inversely proportional to [35] as well as the power dissi-
pated in the resistive part of the tank. As the power dissipated
in the resistive part of the tank cannot be easily calculated from
the VCO specification, phase noise is normalized to
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in (29), where is the total dc power dissipated in the VCO.
PFN is a unitless figure of merit expressed in dB. A larger PFN
corresponds to a better oscillator.
To take tuning range into account in the comparison of dif-
ferent oscillators, a second figure of merit called power-fre-
quency-tuning-normalized (PFTN)
(30)
was devised where . Note that PFTN is a
normalization of PFN to the squared tuning range .
Again, a larger PFTN corresponds to a better oscillator.
Using these two figures of merit, the designed oscillator is
compared to those reported in [1]–[23] in Figs. 23 and 24. The
reported oscillator in this paper has the second largest PFN and
the largest PFTN among the oscillators with on-chip inductors
using standard metal layers.
VII. CONCLUSION
Fundamental physics of LC oscillators was presented to pro-
vide essential understanding of the noise properties of the oscil-
lators. A design strategy centered around an inductance selec-
tion scheme was executed using an insightful graphical method
to minimize phase noise subject to several design constraints
imposed on power, tank amplitude, tuning range, startup, and
diameter of spiral inductors. A 2.4-GHz fully integrated LC
VCO was designed using our optimization technique and im-
plemented as a design example. A tuning range of 26% was
achieved with the inversion mode MOSCAP tuning. The mea-
sured phase noise was 121, 117, and 115 dBc/Hz at 600
kHz offset from 1.91, 2.03, and 2.60-GHz carriers, respectively.
The designed VCO dissipates only 4 mA from a 2.5-V supply
voltage. Comparison with other oscillators using two figures
of merit, PFN and PFTN, supports the adequacy of our design
methodology.
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